•
The software reset is executed by changing FCF [1] (SWR) from ‘0’ to ‘1’. Software reset will reset the program counter to address 0000H. All SFR registers will be set to their reset values, except FCF [1] (SWR), WDTC [2] (WDTS), and RAM data will not be altered.
• Interrupt priority and polling sequence
The device supports eight interrupt sources under a four level priority scheme. It summarizes the polling sequence of the supported interrupts. Note that the SPI serial interface and the UART share the same interrupt vector.
11:38 AM
Subscribe to:
Post Comments (Atom)
0 comments:
Post a Comment